AN 8-NS 1-MBIT ECL BICMOS SRAM WITH DOUBLE-LATCH ECL-TO-CMOS-LEVEL CONVERTERS

被引:12
作者
MATSUI, M [1 ]
MOMOSE, H [1 ]
URAKAWA, Y [1 ]
MAEDA, T [1 ]
SUZUKI, A [1 ]
URAKAWA, N [1 ]
SATO, K [1 ]
MATSUNAGA, J [1 ]
OCHII, K [1 ]
机构
[1] TOSHIBA MICROELECTR CORP, KAWASAKI, JAPAN
关键词
D O I
10.1109/JSSC.1989.572585
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1226 / 1232
页数:7
相关论文
共 9 条
[1]  
FUKUSHI I, 1988, 1988 ISSCC, P184
[2]   A 12-NS ECL I/O 256K X 1-BIT SRAM USING A 1-MU-M BICMOS TECHNOLOGY [J].
KERTIS, RA ;
SMITH, DD ;
BOWMAN, TL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (05) :1048-1053
[3]   A 25-NS 1-MBIT CMOS SRAM WITH LOADING-FREE BIT LINES [J].
MATSUI, M ;
OHTANI, T ;
TSUJIMOTO, JI ;
IWAI, H ;
SUZUKI, A ;
SATO, K ;
ISOBE, M ;
HASHIMOTO, K ;
SAITOH, M ;
SHIBATA, H ;
SASAKI, H ;
MATSUNO, T ;
MATSUNAGA, JI ;
IIZUKA, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) :733-740
[4]   A HIGH-SPEED 64K CMOS RAM WITH BIPOLAR SENSE AMPLIFIERS [J].
MIYAMOTO, JI ;
SAITO, S ;
MOMOSE, H ;
SHIBATA, H ;
KANZAKI, K ;
IZUKA, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (05) :557-563
[5]   A 7-NS/350-MW 64-KBIT ECL-COMPATIBLE RAM [J].
MIYAOKA, S ;
ODAKA, M ;
OGIUE, K ;
IKEDA, T ;
SUZUKI, M ;
HIGUCHI, H ;
HIRAO, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) :847-849
[6]  
ODAKA M, 1985, 11TH P EUR SOL STAT, P166
[7]   A LOW-POWER 46 NS 256 KBIT CMOS STATIC RAM WITH DYNAMIC DOUBLE WORD LINE [J].
SAKURAI, T ;
MATSUNAGA, J ;
ISOBE, M ;
OHTANI, T ;
SAWADA, K ;
AONO, A ;
NOZAWA, H ;
IIZUKA, T ;
KOHYAMA, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (05) :578-585
[8]  
Tamba N., 1988, 1988 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. 31st ISSCC. First Edition, P184
[9]   AN 8-NS 256K ECL SRAM WITH CMOS MEMORY ARRAY AND BATTERY BACKUP CAPABILITY [J].
VANTRAN, H ;
SCOTT, DB ;
FUNG, PK ;
HAVEMANN, RH ;
EKLUND, RH ;
HAM, TE ;
HAKEN, RA ;
SHAH, AH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (05) :1041-1047