ENTIRELY DIFFUSED VERTICAL CHANNEL JFET - THEORY AND EXPERIMENT

被引:20
作者
MORENZA, JL [1 ]
ESTEVE, D [1 ]
机构
[1] CNRS,AUTOMAT & ANAL SYST LAB,7 AVE COLONEL ROCHE,F-31400 TOULOUSE,FRANCE
关键词
D O I
10.1016/0038-1101(78)90006-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:739 / 746
页数:8
相关论文
共 23 条
[1]   BARRIER MODE BEHAVIOR OF A JUNCTION FET AT LOW DRAIN CURRENTS [J].
BREWER, RJ .
SOLID-STATE ELECTRONICS, 1975, 18 (11) :1013-1017
[2]   SILICON CURRENT AMPLIFIER FOR MICROAMPERE CURRENT LEVELS [J].
BUCHANAN, B ;
ROOSILD, S ;
DOLAN, R .
PROCEEDINGS OF THE IEEE, 1964, 52 (11) :1364-&
[3]   CARRIER MOBILITIES IN SILICON EMPIRICALLY RELATED TO DOPING AND FIELD [J].
CAUGHEY, DM ;
THOMAS, RE .
PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1967, 55 (12) :2192-+
[4]   ELECTRICAL PROPERTIES AND SIMPLIFIED THEORY OF A PARTICULAR JUNCTION FIELD-EFFECT TRANSISTOR OPERATING WITH A FORWARD GATE-SOURCE BIAS [J].
ESTEVE, D ;
EZZELARA.M .
ELECTRONICS LETTERS, 1973, 9 (15) :339-341
[5]  
HEYDEMANN M, 1972, ONDE ELECTR, V52, P185
[6]   2-DIMENSIONAL MATHEMATICAL ANALYSIS OF A PLANAR TYPE JUNCTION FIELD-EFFECT TRANSISTOR [J].
KENNEDY, DP ;
OBRIEN, RR .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1969, 13 (06) :662-&
[7]   CARRIER ACCUMULATION AND SPACE-CHARGE-LIMITED CURRENT FLOW IN FIELD-EFFECT TRANSISTORS [J].
KIM, C ;
YANG, ES .
SOLID-STATE ELECTRONICS, 1970, 13 (12) :1577-&
[8]   ION-IMPLANTED FET FOR POWER APPLICATIONS [J].
LECROSNIER, DP ;
PELOUS, GP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1974, ED21 (01) :113-118
[9]   VDS VOLTAGE CAPABILITIES OF A DIFFUSED JFET WITH A VERTICAL-CHANNEL ARRANGEMENT [J].
MORENZA, JL ;
ESTEVE, D .
ELECTRONICS LETTERS, 1975, 11 (08) :172-174
[10]  
MORENZA JL, 1974, 4TH EUR SOL STAT DEV