CHARGE TRAPPING AND INTERFACE STATE GENERATION IN ULTRATHIN STACKED SI3N4/SIO2 GATE DIELECTRICS

被引:3
作者
TING, W
AHN, J
KWONG, DL
机构
[1] Microelectronics Research Center, Department of Electrical and Computer Engineering, University of Texas at Austin, Austin
关键词
D O I
10.1063/1.349202
中图分类号
O59 [应用物理学];
学科分类号
摘要
Charge trapping and interface state generation in ultrathin (58-angstrom equivalent oxide thickness) stacked Si3N4/SiO2 (NO) films prepared by rapid thermal processing have been studied. Results show that the charge trapping characteristics of stacked films is comparable to those of pure SiO2, but interface state generation, especially under positive gate polarity stressing, is significantly enhanced. The high interface state generation rate under positive gate bias in stacked NO layers is explained by enhanced hole injection from the gate due to the low hole injection barrier at the polycrystalline-Si gate/nitride interface.
引用
收藏
页码:3934 / 3936
页数:3
相关论文
共 16 条
[1]   CONDUCTION AND CHARGE TRAPPING IN POLYSILICON-SILICON NITRIDE-OXIDE-SILICON STRUCTURES UNDER POSITIVE GATE BIAS [J].
AMINZADEH, M ;
NOZAKI, S ;
GIRIDHAR, RV .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (04) :459-467
[2]   HOT-CARRIER MEMORY EFFECT IN AN AL/SIN/SIO2/SI MNOS DIODE DUE TO ELECTRICAL STRESS [J].
CHANG, CY ;
TZENG, FC ;
CHEN, CT ;
MAO, YW .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (09) :448-449
[3]   AVALANCHE ELECTRON INJECTION IN 4-NM SI3N4/8-NM SIO2 DIELECTRIC STRUCTURE - TURN-AROUND PHENOMENON AND SI-SIO2 INTERFACE DEGRADATION [J].
DORI, L ;
SEVERI, M ;
IMPRONTA, M ;
SUN, JYC ;
ARIENZO, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (01) :177-182
[5]   CHARGE TRANSPORT AND STORAGE IN METAL-NITRIDE-OXIDE-SILICON (MNOS) STRUCTURES [J].
FROHMANB.D ;
LENZLINGER, M .
JOURNAL OF APPLIED PHYSICS, 1969, 40 (08) :3307-+
[6]  
HAMPTON FL, 1979, IEEE INT ELECTRON DE, P374
[7]   INTERFACE-TRAP GENERATION MODELING OF FOWLER-NORDHEIM TUNNEL INJECTION INTO ULTRA-THIN GATE OXIDE [J].
HORIGUCHI, S ;
KOBAYASHI, T ;
SAITO, K .
JOURNAL OF APPLIED PHYSICS, 1985, 58 (01) :387-391
[8]   INFLUENCE OF DEVICE PARAMETERS ON MEMORY PERFORMANCE OF MNOS STRUCTURE [J].
KOBAYASHI, K .
JAPANESE JOURNAL OF APPLIED PHYSICS, 1972, 11 (04) :555-+
[9]   INTERFACE TRAP GENERATION IN SILICON DIOXIDE WHEN ELECTRONS ARE CAPTURED BY TRAPPED HOLES [J].
LAI, SK .
JOURNAL OF APPLIED PHYSICS, 1983, 54 (05) :2540-2546
[10]   EFFECTS OF AVALANCHE INJECTION OF ELECTRONS INTO SILICON DIOXIDE - GENERATION OF FAST AND SLOW INTERFACE STATES [J].
LAI, SK ;
YOUNG, DR .
JOURNAL OF APPLIED PHYSICS, 1981, 52 (10) :6231-6240