VERY-SHALLOW LOW-RESISTIVITY P+-N JUNCTIONS FOR CMOS TECHNOLOGY

被引:18
作者
LING, E
MAGUIRE, PD
GAMBLE, HS
ARMSTRONG, BM
机构
关键词
D O I
10.1109/EDL.1987.26564
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:96 / 97
页数:2
相关论文
共 10 条
[1]  
BOHM HJ, 1986, 16TH EUR SOL STAT G, V10, P74
[2]   ULTRA-SHALLOW HIGH-CONCENTRATION BORON PROFILES FOR CMOS PROCESSING [J].
CAREY, PG ;
SIGMON, TW ;
PRESS, RL ;
FAHLEN, TS .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (06) :291-293
[3]   FORMATION OF TIN/TISI2/P+-SI/N-SI BY RAPID THERMAL ANNEALING (RTA) SILICON IMPLANTED WITH BORON THROUGH TITANIUM [J].
DELFINO, M ;
BROADBENT, EK ;
MORGAN, AE ;
BURROW, BJ ;
NORCOTT, MH .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (11) :591-593
[4]   BORON ION-IMPLANTATION IN SILICON THROUGH SELECTIVELY DEPOSITED TUNGSTEN FILMS [J].
DELFINO, M ;
DEBLASI, JM .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (07) :338-340
[5]   SIMULTANEOUS FORMATION OF SILICIDE OHMIC CONTACTS AND SHALLOW P+-N JUNCTIONS BY ION-BEAM MIXING AND RAPID THERMAL ANNEALING [J].
KWONG, DL ;
MEYERS, DC ;
ALVI, NS .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (05) :244-246
[6]  
LING E, 1986, 16TH EUR SOL STAT G, V10, P78
[7]  
LING E, 1985, 15TH EUR SOL STAT H, V9, P297
[9]   EFFECT OF THE ANNEALING CONDITIONS ON THE ELECTRICAL CHARACTERISTICS OF P+/N SHALLOW JUNCTIONS [J].
SOLMI, S ;
LANDI, E ;
NEGRINI, P .
IEEE ELECTRON DEVICE LETTERS, 1984, 5 (09) :359-361