CHARACTERIZATION OF POLYSILICON-ENCAPSULATED LOCAL OXIDATION

被引:13
作者
ROTH, SS [1 ]
RAY, WJ [1 ]
MAZURE, C [1 ]
COOPER, K [1 ]
KIRSCH, HC [1 ]
GUNDERSON, CD [1 ]
KO, J [1 ]
机构
[1] MOTOROLA INC,ADV PROD RES & DEV LAB,SEMICOND PROD SECTOR,AUSTIN,TX 78721
关键词
D O I
10.1109/16.129087
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Device isolation has been most commonly achieved through the use of Local Oxidation of silicon (LOCOS) or LOCOS derivatives. LOCOS is a highly dependable, low-defect isolation technique which explains its continued extensive use. Unfortunately, the inherently large oxide encroachment associated with LOCOS is not compatible with 0.8-mu-m design rules. Many alternative isolation techniques designed to reduce oxide encroachment have been proposed. These alternatives often result in an increase in defectivity and/or process complexity. Polysilicon-Encapsulated Local Oxidation (PELOX) has recently been suggested as an advanced isolation technique that exhibits substantial bird's beak reduction without relying on defective or highly complex processing. PELOX utilizes a polysilicon-filled cavity self-aligned to the nitride edge to achieve oxide encroachment reduction. The physical (scanning electron and transmission electron micrographs) and electrical (electrical channel width, diode leakage, and gate oxide integrity) characterization of PELOX isolation are reported.
引用
收藏
页码:1085 / 1089
页数:5
相关论文
共 18 条
[1]   TOPOLOGY OF SILICON STRUCTURES WITH RECESSED SIO2 [J].
BASSOUS, E ;
YU, HN ;
MANISCALCO, V .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1976, 123 (11) :1729-1737
[2]   THE SLOPED-WALL SWAMI - A DEFECT-FREE ZERO BIRDS-BEAK LOCAL OXIDATION PROCESS FOR SCALED VLSI TECHNOLOGY [J].
CHIU, KY ;
MOLL, JL ;
CHAM, KM ;
LIN, J ;
LAGE, C ;
ANGELOS, S ;
TILLMAN, RL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) :1506-1511
[3]   PHYSICAL AND ELECTRICAL CHARACTERIZATION OF A SILO ISOLATION STRUCTURE [J].
DEROUXDAUHPHIN, P ;
GONCHOND, JP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) :2392-2398
[4]   A BIRD-BEAK-FREE SEALED-INTERFACE LOCAL OXIDATION TECHNOLOGY FOR SUBMICRON ULTRA-LARGE-SCALE INTEGRATED-CIRCUITS [J].
DWIVEDI, VK .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1990, 137 (08) :2586-2588
[5]   LATERALLY SEALED LOCOS ISOLATION [J].
GHEZZO, M ;
KIM, MJ ;
NORTON, JF ;
SAIA, RJ .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (06) :1475-1479
[6]   LOPOS - ADVANCED DEVICE ISOLATION FOR A 0.8 MU-M CMOS BULK PROCESS TECHNOLOGY [J].
GHEZZO, M ;
KAMINSKY, E ;
NISSANCOHEN, Y ;
FRANK, P ;
SAIA, R .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (07) :1992-1996
[7]   CHARACTERIZATION OF POLY-BUFFERED LOCOS IN MANUFACTURING ENVIRONMENT [J].
GULDI, RL ;
MCKEE, B ;
DAMMINGA, GM ;
YOUNG, CY ;
BEALS, MA .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (12) :3815-3820
[8]  
HUI JCH, 1982, IEEE T ELECTRON DEV, V29, P554
[9]  
Kao D.-B., 1985, International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), P388
[10]   OXIDATION RATE REDUCTION IN THE SUBMICROMETER LOCOS PROCESS [J].
MIZUNO, T ;
SAWADA, S ;
MAEDA, S ;
SHINOZAKI, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) :2255-2259