A simple fabrication process of T-shaped gates using a deep-UV/electron-beam/deep-UV tri-layer resist system and electron-beam lithography

被引:10
作者
Lai, YL
Chang, EY
Chang, CY
Yang, HPD
Nakamura, K
Shy, SL
机构
[1] NATL CHIAO TUNG UNIV,INST ELECT,HSINCHU 300,TAIWAN
[2] NATL CHIAO TUNG UNIV,INST MAT SCI & ENGN,HSINCHU 300,TAIWAN
[3] NATL NANO DEVICE LABS,HSINCHU 300,TAIWAN
[4] IND TECHNOL RES INST,OPTOELECT & SYST LABS,HSINCHU 300,TAIWAN
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS | 1996年 / 35卷 / 12B期
关键词
T-shaped gate; electron beam lithography; deep-UV resist; electron-beam resist; tri-layer resist; GaAs process;
D O I
10.1143/JJAP.35.6440
中图分类号
O59 [应用物理学];
学科分类号
摘要
A new fabrication process of T-shaped gates has been developed using a deep-UV/electron-beam/deep-UV (DUV/EB/DUV) tri-layer resist system and electron-beam lithography for the first time. The simple process accomplished a submicron T-shaped gate by a single exposure and a single development step. The narrow/wide/narrow opening of the DUV/EB/DUV resist structure can be accurately controlled by the e-beam dosage and the development conditions. Differences in the sensitivities of the DUV resist and the EB resist were investigated. Due to the lower sensitivity of the adopted DUV resist to the electron beam, the smaller opening of the DUV resist layer was obtained. The higher sensitivity of the EB resist resulted in a wider opening in the middle resist layer. A 0.15-mu m-gate-length T-shaped gate can be easily formed by the short-process-time and low-production-cost hybrid DUV/EB/DUV resist approach.
引用
收藏
页码:6440 / 6446
页数:7
相关论文
共 30 条
  • [1] A SELECTIVE DRY-ETCH TECHNIQUE FOR GAAS-MESFET GATE RECESSING
    CHANG, EY
    VANHOVE, JM
    PANDE, KP
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (10) : 1580 - 1584
  • [2] SUBMICRON T-SHAPED GATE HEMT FABRICATION USING DEEP-UV LITHOGRAPHY
    CHANG, EY
    LIN, KC
    LIU, EH
    CHANG, CY
    CHEN, TH
    CHEN, J
    [J]. IEEE ELECTRON DEVICE LETTERS, 1994, 15 (08) : 277 - 279
  • [3] Chao P. C., 1983, International Electron Devices Meeting 1983. Technical Digest, P613
  • [4] NOVEL FABRICATION PROCESS FOR SI3N4 PASSIVATED INALAS/INGAAS/INP HFETS
    DICKMANN, J
    RIEPE, K
    HASPEKLO, H
    MAILE, B
    DAEMBKES, H
    NICKEL, H
    LOSCH, R
    SCHLAPP, W
    [J]. ELECTRONICS LETTERS, 1992, 28 (19) : 1849 - 1850
  • [5] FUNABASHI M, 1993, IEEE GAAS IC S, P379
  • [6] EXPOSURE MODEL FOR ELECTRON-SENSITIVE RESISTS
    GREENEICH, JS
    VANDUZER, T
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1974, ED21 (05) : 286 - 299
  • [7] RECENT DEVELOPMENTS IN ELECTRON-RESIST EVALUATION TECHNIQUES
    HATZAKIS, M
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1975, 12 (06): : 1276 - 1279
  • [8] Hida H., 1992, International Electron Devices Meeting 1992. Technical Digest (Cat. No.92CH3211-0), P982, DOI 10.1109/IEDM.1992.307591
  • [9] HORI Y, 1995, IEEE MTT-S, P431, DOI 10.1109/MWSYM.1995.405953
  • [10] MULTILEVEL RESIST FOR LITHOGRAPHY BELOW 100-NM
    HOWARD, RE
    HU, EL
    JACKEL, LD
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (11) : 1378 - 1381