The negative bias temperature instability in MOS devices: A review

被引:285
作者
Stathis, JH [1 ]
Zafar, S [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Semicond Res & Dev Ctr, Div Res, Yorktown Hts, NY 10598 USA
关键词
D O I
10.1016/j.microrel.2005.08.001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Negative bias temperature instability (NBTI), in which interface traps and positive oxide charge are generated in metal-oxide-silicon (MOS) structures under negative gate bias, in particular at elevated temperature, has come to the forefront of critical reliability phenomena in advanced CMOS technology. The purpose of this review is to bring together much of the latest experimental information and recent developments in theoretical understanding of NBTI. The review includes comprehensive summaries of the basic phenomenology, including time- and frequency-dependent effects (relaxation), and process dependences; theory, including drift-diffusion models and microscopic models for interface states and fixed charge, and the role of nitrogen; and the practical implications for circuit performance and new gate-stack materials. Some open questions are highlighted. (c) 2005 Elsevier Ltd. All rights reserved.
引用
收藏
页码:270 / 286
页数:17
相关论文
共 119 条
[1]   Behavior of NBTI under AC dynamic circuit conditions [J].
Abadeer, W ;
Ellis, W .
41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, :17-22
[2]   PMOS thin gate oxide recovery upon negative bias temperature stress [J].
Akbar, MS ;
Agostinelli, M ;
Rangan, S ;
Lau, S ;
Castillo, C ;
Pae, S ;
Kashyap, S .
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, :683-684
[3]   A comprehensive model of PMOS NBTI degradation [J].
Alam, MA ;
Mahapatra, S .
MICROELECTRONICS RELIABILITY, 2005, 45 (01) :71-81
[4]  
Alam MA, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P345
[5]   Negative bias temperature instability on plasma-nitrided silicon dioxide film [J].
Ang, CH ;
Lek, CM ;
Tan, SS ;
Cho, BJ ;
Chen, TP ;
Lin, WH ;
Zhen, JZ .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2002, 41 (3B) :L314-L316
[6]   Evidence for two distinct positive trapped charge components in NBTI stressed p-MOSFETs employing ultrathin CVD silicon nitride gate dielectric [J].
Ang, DS ;
Pey, KL .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (09) :637-639
[7]   Modeling of NBTI degradation and its impact on electric field dependence of the lifetime [J].
Aono, H ;
Murakami, E ;
Okuyama, K ;
Nishida, A ;
Minami, M ;
Ooji, Y ;
Kubota, K .
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, :23-27
[8]   MECHANISM OF NEGATIVE-BIAS-TEMPERATURE INSTABILITY [J].
BLAT, CE ;
NICOLLIAN, EH ;
POINDEXTER, EH .
JOURNAL OF APPLIED PHYSICS, 1991, 69 (03) :1712-1720
[9]  
BOLAN R, 2004, 2004 INT REL PHYS S
[10]   NEW MODEL FOR NEGATIVE VOLTAGE INSTABILITY IN MOS DEVICES [J].
BREED, DJ .
APPLIED PHYSICS LETTERS, 1975, 26 (03) :116-118