NBT stress-induced degradation and lifetime estimation in p-channel power VDMOSFETs

被引:30
作者
Dankovic, D.
Manic, I.
Djoric-Veljkovic, S.
Davidovic, V.
Golubovic, S.
Stojadinovic, N.
机构
[1] Univ Nis, Fac Elect Engn, Nish 18000, Serbia
[2] Univ Nis, Fac Civil Engn & Architecture, Nish 18000, Serbia
关键词
D O I
10.1016/j.microrel.2006.07.077
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Threshold voltage shifts found in commercial p-channel power VDMOSFETs during the NBT stressing are fitted using stretched exponential equation in order to estimate the device lifetime, as well as to discuss the impacts of stress conditions, choice of extrapolation parameters, and extrapolation model. Excellent agreement between the stretched exponential fit and experimental data found in later stress phases allows for an accurate estimation of device lifetime for the lowest stress voltage applied, which justifies the use of stretched exponential or some other suitable fit. The realistic failure criterion for devices and experimental conditions used in our study is found to fall in the 100-150 mV range. The lifetime estimates are found to strongly depend on the model used for extrapolation to normal operating conditions. The 1/V-G model is shown to provide much faster output since it appears to allow the use of higher stress voltages while still yielding rather accurate lifetime estimates.
引用
收藏
页码:1828 / 1833
页数:6
相关论文
共 16 条
[11]   The negative bias temperature instability in MOS devices: A review [J].
Stathis, JH ;
Zafar, S .
MICROELECTRONICS RELIABILITY, 2006, 46 (2-4) :270-286
[12]   Electrical stressing effects in commercial power VDMOSFETs [J].
Stojadinovic, N. ;
Manic, I. ;
Davidovic, V. ;
Dankovic, D. ;
Djoric-Veljkovic, S. ;
Golubovic, S. ;
Dimitrijev, S. .
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2006, 153 (03) :281-288
[13]   Negative bias temperature instability mechanisms in p-channel power VDMOSFETs [J].
Stojadinovic, N ;
Dankovic, D ;
Djoric-Veljkovic, S ;
Davidovic, V ;
Manic, I ;
Golubovic, S .
MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) :1343-1348
[14]   Mechanism of nitrogen-enhanced negative bias temperature instability in pMOSFET [J].
Tan, SS ;
Chen, TP ;
Ang, CH ;
Chan, L .
MICROELECTRONICS RELIABILITY, 2005, 45 (01) :19-30
[15]   Evaluation of NBTI in HfO2 gate-dielectric stacks with tungsten gates [J].
Zafar, S ;
Lee, YH ;
Stathis, J .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (03) :153-155
[16]   Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks [J].
Zafar, S ;
Callegari, A ;
Gusev, E ;
Fischetti, MV .
JOURNAL OF APPLIED PHYSICS, 2003, 93 (11) :9298-9303