A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier

被引:112
作者
Shu, KL [1 ]
Sánchez-Sinencio, E
Silva-Martínez, J
Embabi, SHK
机构
[1] Texas A&M Univ, Dept Elect Engn, Analog & Mixed Signal Ctr, College Stn, TX 77843 USA
[2] Texas Instruments Inc, Dallas, TX 75243 USA
关键词
capacitance multiplier; CMOS; fractional-N; frequency synthesizer; loop filter; phase-switching prescaler; phase-locked loop (PLL); sigma-delta (Sigma Delta);
D O I
10.1109/JSSC.2003.811875
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design of a 2.4-GHz fully integrated SigmaDelta fractional-N frequency synthesizer in 0.35-mum CMOS process is presented. The design focuses on the prescaler and the loop filter, which are often the speed and the integration bottlenecks of the phase-locked loop (PLL), respectively. A 1.5-V 3-mW inherently glitch-free phase-switching prescaler is proposed. It is based on eight lower frequency 45degrees-spaced phases and a reversed phase-switching sequence. The large integrating capacitor in the loop filter was integrated on chip via a simple capacitance multiplier that saves silicon area, consumes only 0.2 mW, and introduces negligible noise. The synthesizer has a 9.4% frequency tuning range from 2.23 to 2.45 GHz. It dissipates 16 mW and takes an active area of 0.35 mm(2) excluding the 0.5-mm(2) digital SigmaDelta modulator.
引用
收藏
页码:866 / 874
页数:9
相关论文
共 19 条
[1]   A 1.5GHz, Sub-2mW CMOS dual-modulus prescaler [J].
Benachour, A ;
Embabi, SHK ;
Ali, A .
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, :613-616
[2]   A 2-V, 1.8-GHz BJT phase-locked loop [J].
Chen, WZ ;
Wu, JT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (06) :784-789
[3]   A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-mu m CMOS [J].
Craninckx, J ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) :890-897
[4]   A fully integrated CMOS DCS-1800 frequency synthesizer [J].
Craninckx, J ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :2054-2065
[5]   2-GHz/2-mW and 12-GHz/30-mW dual-modulus prescalers in silicon bipolar technology [J].
Knapp, H ;
Böck, J ;
Wurzer, M ;
Ritzberger, G ;
Aufinger, K ;
Treitinger, L .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (09) :1420-1423
[6]   A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems [J].
Koo, Y ;
Huh, H ;
Cho, Y ;
Lee, J ;
Park, J ;
Lee, K ;
Jeong, DK ;
Kim, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (05) :536-542
[7]   A 5.3-GHz programmable divider for HiPerLAN in 0.25-μm CMOS [J].
Krishnapura, N ;
Kinget, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (07) :1019-1024
[8]   A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-μm CMOS technology [J].
Lam, C ;
Razavi, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (05) :788-794
[9]   A 1.5-v 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications [J].
Lo, CW ;
Luong, HC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (04) :459-470
[10]   CELL-BASED FULLY INTEGRATED CMOS FREQUENCY-SYNTHESIZERS [J].
MIJUSKOVIC, D ;
BAYER, M ;
CHOMICZ, T ;
GARG, N ;
JAMES, F ;
MCENTARFER, P ;
PORTER, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (03) :271-279