IDENTIFICATION AND IMPLICATION OF A PERIMETER TUNNELING CURRENT COMPONENT IN ADVANCED SELF-ALIGNED BIPOLAR-TRANSISTORS

被引：41

作者：

LI, GP

HACKBARTH, E

CHEN, TC

机构：

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1988年 / 35卷 / 01期

关键词：

D O I：

10.1109/16.2420

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：89 / 95

页数：7

相关论文

共 21 条

[1] Chang F. Y., 1982, International Electron Devices Meeting. Technical Digest, P672
[2] THE GENERATION OF 3-DIMENSIONAL BIPOLAR-TRANSISTOR MODELS FOR CIRCUIT ANALYSIS
CHANG, FY
WAGNER, LF
[J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1985, 29 (03) : 252 - 262
[3] EXCESS TUNNEL CURRENT IN SILICON ESAKI JUNCTIONS
CHYNOWETH, A
LOGAN, RA
FELDMANN, WL
[J]. PHYSICAL REVIEW, 1961, 121 (03): : 684 - &
[4] SELF-ALIGNED TRANSISTORS WITH POLYSILICON EMITTERS FOR BIPOLAR VLSI
CUTHBERTSON, A
ASHBURN, P
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 242 - 247
[5] TWO-DIMENSIONAL DEVICE SIMULATION PROGRAM - 2DP
GAUR, SP
HABITZ, PA
PARK, YJ
COOK, RK
HUANG, YS
WAGNER, LF
[J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1985, 29 (03) : 242 - 251
[6] TUNNELING COMPONENT IN POLYSILICON SELF-ALIGNED BIPOLAR-TRANSISTORS
HACKBARTH, E
LI, GP
CHEN, TC
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) : 1853 - 1853
[7] ADVANCED BIPOLAR-TRANSISTOR MODELING - PROCESS AND DEVICE SIMULATION TOOLS FOR TODAYS TECHNOLOGY
KNEPPER, RW
GAUR, SP
CHANG, FY
SRINIVASAN, GR
[J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1985, 29 (03) : 218 - 228
[8] KONAKA S, 1984, 16TH P C SOL STAT DE, P209
[9] AN ADVANCED PSA TECHNOLOGY FOR HIGH-SPEED BIPOLAR LSI
NAKASHIBA, H
ISHIDA, I
AOMURA, K
NAKAMURA, T
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) : 1390 - 1394
[10] SELF-ALIGNED BIPOLAR-TRANSISTORS FOR HIGH-PERFORMANCE AND LOW-POWER-DELAY VLSI
NING, TH
ISAAC, RD
SOLOMON, PM
TANG, DDL
YU, HN
FETH, GC
WIEDMANN, SK
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (09) : 1010 - 1013