A NEW MOSFET WITH LARGE-TILT-ANGLE IMPLANTED DRAIN (LATID) STRUCTURE

被引:24
作者
HORI, T
KURIMOTO, K
机构
关键词
D O I
10.1109/55.723
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:300 / 302
页数:3
相关论文
共 11 条
[1]   ASYMMETRICAL CHARACTERISTICS IN LDD AND MINIMUM-OVERLAP MOSFETS [J].
CHAN, TY ;
WU, AT ;
KO, PK ;
HU, CM ;
RAZOUK, RR .
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (01) :16-19
[2]   DEPTH PROFILES OF BORON ATOMS WITH LARGE TILT-ANGLE IMPLANTATIONS [J].
FUSE, G ;
UMIMOTO, H ;
ODANAKA, S ;
WAKABAYASHI, M ;
FUKUMOTO, M ;
OHZONE, T .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1986, 133 (05) :996-998
[3]   A NEW ISOLATION METHOD WITH BORON-IMPLANTED SIDEWALLS FOR CONTROLLING NARROW-WIDTH EFFECT [J].
FUSE, G ;
FUKUMOTO, M ;
SHINOHARA, A ;
ODANAKA, S ;
SASAGO, M ;
OHZONE, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (02) :356-360
[4]   STRUCTURE-ENHANCED MOSFET DEGRADATION DUE TO HOT-ELECTRON INJECTION [J].
HSU, FC ;
GRINOLDS, HR .
IEEE ELECTRON DEVICE LETTERS, 1984, 5 (03) :71-74
[5]  
Huang T., 1986, International Electron Devices Meeting 1986. Technical Digest (Cat. No.86CH2381-2), P742
[6]   SUBMICROMETER DEVICE DESIGN FOR HOT-ELECTRON RELIABILITY AND PERFORMANCE [J].
HUI, J ;
MOLL, J .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (07) :350-352
[7]   A NEW SUBSTRATE AND GATE CURRENT PHENOMENON IN SHORT-CHANNEL LDD AND MINIMUM OVERLAP DEVICES [J].
HUI, J ;
HSU, FC ;
MOLL, J .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (03) :135-138
[8]   OPTIMUM DESIGN OF N+-N- DOUBLE-DIFFUSED DRAIN MOSFET TO REDUCE HOT-CARRIER EMISSION [J].
KOYANAGI, M ;
KANEKO, H ;
SHIMIZU, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (03) :562-570
[9]   A THEORETICAL-STUDY OF GATE DRAIN OFFSET IN LDD MOSFETS [J].
LEE, J ;
MAYARAM, K ;
HU, CM .
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (03) :152-154
[10]   THE EFFECT OF HIGH FIELDS ON MOS DEVICE AND CIRCUIT PERFORMANCE [J].
SODINI, CG ;
KO, PK ;
MOLL, JL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (10) :1386-1393