RTP SHALLOW JUNCTION FORMATION OF LOW-ENERGY BORON IMPLANTS INTO PREAMORPHIZED SILICON

被引:7
作者
BASRA, VK
DOWNEY, DF
机构
关键词
D O I
10.1016/0168-583X(87)90891-3
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
引用
收藏
页码:505 / 508
页数:4
相关论文
共 10 条
[1]   LOW-ENERGY BF-2+ IMPLANTS [J].
BIASSE, B ;
CARTIER, AM ;
BRUEL, M .
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 1985, 10-1 (MAY) :526-528
[2]   SHALLOW SOURCE-DRAIN STRUCTURES FOR VLSI CMOS TECHNOLOGY [J].
BUTLER, AL ;
FOSTER, DJ .
PHYSICA B & C, 1985, 129 (1-3) :265-268
[3]   PLANAR CHANNELING EFFECTS IN SI(100) [J].
CURRENT, MI ;
TURNER, NL ;
SMITH, TC ;
CRANE, D .
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 1985, 6 (1-2) :336-348
[4]   1-2-KEV BORON IMPLANTS INTO SILICON [J].
DAVIES, DE .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (08) :397-399
[5]   CHANNELING EFFECT OF LOW-ENERGY BORON IMPLANT IN (100) SILICON [J].
LIU, TM ;
OLDHAM, WG .
IEEE ELECTRON DEVICE LETTERS, 1983, 4 (03) :59-62
[7]  
SEIDEL TE, 1984, 2ND P INT S VLSI SCI, P201
[8]  
SIMONTON R, COMMUNICATION
[10]   EFFECT OF THE ANNEALING CONDITIONS ON THE ELECTRICAL CHARACTERISTICS OF P+/N SHALLOW JUNCTIONS [J].
SOLMI, S ;
LANDI, E ;
NEGRINI, P .
IEEE ELECTRON DEVICE LETTERS, 1984, 5 (09) :359-361