30 GBIT/S MULTIPLEXER AND DEMULTIPLEXER ICS IN SILICON BIPOLAR TECHNOLOGY

被引:20
作者
REIN, HM
HAUENSCHILD, J
MOLLER, M
MCFARLAND, W
PETTENGILL, D
DOERNBERG, J
机构
[1] Ruhr-Universität Bochum, D-4630 Bochum, AG Halbleiterbauelemente
[2] Hewlett-Packard Company, Palo Alto
关键词
INTEGRATED CIRCUITS; MULTIPLEXERS; DEMULTIPLEXERS;
D O I
10.1049/el:19920060
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 2:1 multiplexer and a 1:2 demultiplexer IC fabricated in a 0.8-mu-m silicon bipolar technology were operated up to 30 Gbit/s. The increase in speed compared to former measurements is obtained by improving the mounting technique and the measuring setup and by increasing the clock voltage swing. This is the highest data rate reported for any monolithic integrated circuit in any semiconductor technology.
引用
收藏
页码:97 / 99
页数:3
相关论文
共 8 条
[1]  
FELDER A, 1991, PROCEEDINGS OF THE 1991 BIPOLAR CIRCUITS AND TECHNOLOGY MEETING, P31, DOI 10.1109/BIPOL.1991.160950
[2]   20 GBIT/S TIME-DIVISION MULTIPLEXER IC IN SILICON BIPOLAR TECHNOLOGY [J].
HAUENSCHILD, J ;
REIN, HM ;
MCFARLAND, W ;
DOERNBERG, J ;
PETTENGILL, D .
ELECTRONICS LETTERS, 1990, 26 (21) :1824-1826
[3]   DEMONSTRATION OF RETIMING CAPABILITY OF SILICON BIPOLAR TIME-DIVISION MULTIPLEXER OPERATING TO 24 GBIT/S [J].
HAUENSCHILD, J ;
REIN, HM ;
MCFARLAND, W ;
DOERNBERG, J ;
PETTENGILL, D .
ELECTRONICS LETTERS, 1991, 27 (11) :978-979
[4]   SILICON BIPOLAR CHIPSET WITH MAXIMUM DATA RATES FROM 10 TO 23 GBIT/S FOR OPTICAL COMMUNICATIONS [J].
HAUENSCHILD, J ;
BERTAGNOLLI, E ;
FELDER, A ;
REIN, HM ;
KLOSE, H ;
SCHMIDT, L ;
TREITINGER, L ;
WEGER, P .
ELECTRONICS LETTERS, 1991, 27 (25) :2383-2385
[5]   24 GBIT/S REGENERATING DEMULTIPLEXER IC IN SILICON BIPOLAR TECHNOLOGY [J].
HAUENSCHILD, J ;
REIN, HM ;
MCFARLAND, W ;
PETTENGILL, D .
ELECTRONICS LETTERS, 1991, 27 (06) :502-504
[6]   28 GBIT/S SELECTOR IC USING ALGAAS/GAAS HBTS [J].
ICHINO, H ;
YAMAUCHI, Y ;
NITTONO, T ;
NAGATA, K ;
NAKAJIMA, O .
ELECTRONICS LETTERS, 1991, 27 (08) :636-637
[7]   23 GBIT/S SI BIPOLAR DECISION CIRCUIT CONSISTING OF 2J GBIT/S MUX AND DEMUX ICS [J].
REIN, HM ;
HAUENSCHILD, J ;
MCFARLAND, W ;
PETTENGILL, D .
ELECTRONICS LETTERS, 1991, 27 (11) :974-976
[8]   27 GBIT/S ALGAAS GAAS HBT 1-2 REGENERATING DEMULTIPLEXER IC [J].
RUNGE, K ;
GIMLETT, JL ;
NUBLING, RB ;
WANG, KC ;
CHANG, MF ;
PIERSON, RL ;
ASBECK, PM .
ELECTRONICS LETTERS, 1991, 27 (25) :2389-2391