SATURATION TRANSCONDUCTANCE OF DEEP-SUBMICRON-CHANNEL MOSFETS

被引:13
作者
TAUR, Y
HSU, CH
WU, B
KIEHL, R
DAVARI, B
SHAHIDI, G
机构
[1] IBM T. J. Watson Research Center, Yorktown Heights
关键词
D O I
10.1016/0038-1101(93)90185-S
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new method is described for extracting electron and hole saturation velocities from saturation currents of deep-submicron-channel N- and PMOSFET's at room and low temperatures. The extracted results are (7 +/- 0.5) x 10(6) cm/s at 300 K and (8 +/- 0.5) x 10(6)cm/s at 77 K for electrons; and (7 +/- 1) x 10(6) cm/s at both 300 and 77 K for holes. These numbers are used in an analytical model to calculate the MOSFET saturation transconductance as a function of channel length. Excellent agreement is obtained between the experimentally measured saturation transconductance at 300 and 77 K and the model calculations over a wide range of channel length from 10 to 0.15 mum. This also sets up a procedure for identifying the onset of velocity overshoot, which is reflected in the 77 K NMOSFET data below 0.25 mum.
引用
收藏
页码:1085 / 1087
页数:3
相关论文
共 9 条
[1]   ELECTRON AND HOLE DRIFT VELOCITY-MEASUREMENTS IN SILICON AND THEIR EMPIRICAL RELATION TO ELECTRIC-FIELD AND TEMPERATURE [J].
CANALI, C ;
MAJNI, G ;
MINDER, R ;
OTTAVIANI, G .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1975, 22 (11) :1045-1047
[2]   DETERMINATION OF CARRIER SATURATION VELOCITY IN SHORT-GATE-LENGTH MODULATION-DOPED FETS [J].
DAS, MB ;
KOPP, W ;
MORKOC, H .
IEEE ELECTRON DEVICE LETTERS, 1984, 5 (11) :446-449
[3]   HOT ELECTRON EFFECTS AND SATURATION VELOCITIES IN SILICON INVERSION LAYERS [J].
FANG, FF ;
FOWLER, AB .
JOURNAL OF APPLIED PHYSICS, 1970, 41 (04) :1825-+
[4]   AN ACCURATE AND SIMPLE MOSFET MODEL FOR COMPUTER-AIDED-DESIGN [J].
HANAFI, HI ;
CAMNITZ, LH ;
DALLY, AJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (05) :882-891
[5]   MONTE-CARLO SIMULATION OF SUBMICROMETER SI N-MOSFETS AT 77-K AND 300-K [J].
LAUX, SE ;
FISCHETTI, MV .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (09) :467-469
[6]   ACCURATE LARGE-SIGNAL MOS TRANSISTOR MODEL FOR USE IN COMPUTER-AIDED DESIGN [J].
MERCKEL, G ;
BOREL, J ;
CUPCEA, NZ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1972, ED19 (05) :681-+
[7]   HIGH TRANSCONDUCTANCE AND VELOCITY OVERSHOOT IN NMOS DEVICES AT THE 0.1-MU-M GATE-LENGTH LEVEL [J].
SAIHALASZ, GA ;
WORDEMAN, MR ;
KERN, DP ;
RISHTON, S ;
GANIN, E .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (09) :464-466
[8]   THE EFFECT OF HIGH FIELDS ON MOS DEVICE AND CIRCUIT PERFORMANCE [J].
SODINI, CG ;
KO, PK ;
MOLL, JL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (10) :1386-1393
[9]   A NEW SHIFT AND RATIO METHOD FOR MOSFET CHANNEL-LENGTH EXTRACTION [J].
TAUR, Y ;
ZICHERMAN, DS ;
LOMBARDI, DR ;
RESTLE, PJ ;
HSU, CH ;
HANAFI, HI ;
WORDEMAN, MR ;
DAVARI, B ;
SHAHIDI, GG .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (05) :267-269