LOW-VOLTAGE ALTERABLE EAROM CELLS WITH NITRIDE-BARRIER AVALANCHE-INJECTION MIS (NAMIS)

被引:15
作者
ITO, T
HIJIYA, S
NOZAKI, T
ARAKAWA, H
ISHIKAWA, H
SHINODA, M
机构
[1] Semiconductor Laboratory, Fujitsu Laboratories, Ltd., Kawasaki, Kanagawa
关键词
D O I
10.1109/T-ED.1979.19517
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Design and characteristics of NAMIS-EAROM cells alterable with voltages of about 10 V are demonstrated. The NAMIS cell employs a very thin silicon nitride film grown by direct thermal nitridation of a silicon substrate as the first insulating layer in a stacked-gate structure. Carrier injection into a floating gate is greatly enhanced due to low energy-barrier heights of silicon nitride. Further, a device structure suitable for low-voltage write/erase is presented. Writing is performed by using a single pulse of 10 V, 1 ms, Erasing is achieved by pulses of -5 and 10 V, 1 ms. Repetition of write/erase cycling is possible more than 105 times. Memory retention is expected to be much longer than 10 years at 125°C. The nonvolatility in the NAMIS cell is compatible with low-voltage operation, write/erase cycling, and read capacity over conventional FAMOS-type or MNOS-type memories. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.
引用
收藏
页码:906 / 913
页数:8
相关论文
共 48 条
[1]   OPERATION AND CHARACTERIZATION OF N-CHANNEL EPROM CELLS [J].
BARNES, JJ ;
LINDEN, JL ;
EDWARDS, JR .
SOLID-STATE ELECTRONICS, 1978, 21 (03) :521-+
[2]   HOT-ELECTRON EMISSION FROM SHALLO P-N JUNCTIONS IN SILICON [J].
BARTELINK, D ;
MOLL, JL ;
MEYER, NI .
PHYSICAL REVIEW, 1963, 130 (03) :972-+
[3]  
BRIANZA A, 1978, ISSCC DIG TECH PAPER, P196
[4]   REVERSIBLE FLOATING-GATE MEMORY [J].
CARD, HC ;
WORRALL, AG .
JOURNAL OF APPLIED PHYSICS, 1973, 44 (05) :2326-2330
[5]   FACTORS AFFECTING AVALANCHE INJECTION INTO INSULATING LAYERS FROM A SEMICONDUCTOR SURFACE [J].
CARD, HC .
SOLID-STATE ELECTRONICS, 1974, 17 (05) :501-502
[6]   FUNCTIONAL MODELING OF NONVOLATILE MOS MEMORY DEVICES [J].
CARD, HC ;
ELMASRY, MI .
SOLID-STATE ELECTRONICS, 1976, 19 (10) :863-870
[7]   MODELING OF CHANNEL ENHANCEMENT EFFECTS ON WRITE CHARACTERISTICS OF FAMOS DEVICES [J].
CARD, HC ;
HEASELL, EL .
SOLID-STATE ELECTRONICS, 1976, 19 (11) :965-968
[8]  
CRICCHI JR, 1972, ISSCC, P98
[9]  
CRICCHI JR, 1974, ISSCC DIG TECH PAPER, P204
[10]   FAMOS - NEW SEMICONDUCTOR CHARGE STORAGE DEVICE [J].
FROHMANB.D .
SOLID-STATE ELECTRONICS, 1974, 17 (06) :517-&