The strong degradation of 30 Å gate oxide integrity contaminated by copper

被引:17
作者
Lin, YH [1 ]
Chen, YC
Chan, KT
Pan, FM
Hsieh, IJ
Chin, A
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
[2] Chung Hua Univ, Dept Elect Engn, Hsinchu, Taiwan
[3] Natl Nano Device Lab, Hsinchu, Taiwan
关键词
D O I
10.1149/1.1357182
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
A much higher leakage current, a lower breakdown effective field, a poorer charge-to-breakdown, and worse stress-induced leakage current are observed in ultrathin 30 Angstrom oxides even at a low Cu contamination of 10 ppb. The strong degradation of the ultrathin gate oxide integrity can be explained by the tunneling barrier lowering and the increased interface trap tunneling due to the presence of Cu in the oxide and at the oxide-Si interface. (C) 2001 The Electrochemical Society.
引用
收藏
页码:F73 / F76
页数:4
相关论文
共 17 条
[1]   The effect of native oxide on thin gate oxide integrity [J].
Chin, A ;
Lin, BC ;
Chen, WJ ;
Lin, YB ;
Thai, C .
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (11) :426-428
[2]   High quality La2O3 and Al2O3 gate dielectrics with equivalent oxide thickness 5-10Å [J].
Chin, A ;
Wu, YH ;
Chen, SB ;
Liao, CC ;
Chen, WJ .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :16-17
[3]  
CHIN A, 1999, P S VLSI TECHN, P133
[4]   COPPER PRECIPITATION AT THE SILICON SILICON-DIOXIDE INTERFACE - ROLE OF OXYGEN [J].
CORREIA, A ;
BALLUTAUD, D ;
MAURICE, JL .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1994, 33 (3A) :1217-1222
[5]   Copper contamination effects in 0.5 mu m BiCMOS technology [J].
Gravier, T ;
Braud, F ;
Torres, J ;
Palleau, J ;
Chantre, A ;
Kirtsch, J .
MICROELECTRONIC ENGINEERING, 1997, 33 (1-4) :211-216
[6]   Transient ion drift detection of low level copper contamination in silicon [J].
Heiser, T ;
McHugo, S ;
Hieslmair, H ;
Weber, ER .
APPLIED PHYSICS LETTERS, 1997, 70 (26) :3576-3578
[7]  
HOZAWA K, 2000, P S VLSI TECHN, V24
[8]   Copper contamination induced degradation of MOSFET characteristics and reliability [J].
Inohara, M ;
Sakurai, H ;
Yamaguchi, T ;
Tomita, H ;
Iijima, T ;
Oyamatsu, H ;
Nakayama, T ;
Yoshimura, H ;
Toyoshima, Y .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :26-27
[9]   Study of Cu contamination during copper integration for subquarter micron technology [J].
Motte, P ;
Torres, J ;
Palleau, J ;
Tardif, F ;
Bernard, H .
SOLID-STATE ELECTRONICS, 1999, 43 (06) :1015-1018
[10]   Low voltage Stress-Induced-Leakage-Current in ultrathin gate oxides [J].
Nicollian, PE ;
Rodder, M ;
Grider, DT ;
Chen, PJ ;
Wallace, RM ;
Hattangady, SV .
1999 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 37TH ANNUAL, 1999, :400-404