Integration of PtSi-based Schottky-barrier p-MOSFETs with a midgap tungsten gate

被引:31
作者
Larrieu, G [1 ]
Dubois, E [1 ]
机构
[1] Inst Elect Microelect & Nanotechnol, IEMN, ISEN, CNRS,UMR 8520, F-59652 Villeneuve Dascq, France
关键词
deep level defects; metal gate; Schottky barrier (SB) MOSFET; silicon-on-insulator (SOI);
D O I
10.1109/TED.2005.859703
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper demonstrates the successful integration of Schottky barrier (SB) MOSFETs that feature platinum silicide (PtSi) source/drain and a tungsten midgap gate down to a length of 40 mn. SB MOSFETs are shown to steadily progress with respect to conventional highly doped source/drain with a current drive (I-on) of 325425 mu A/mu m, an off-state current (I-off) of 14-368 nA/mu m at -2 V for 100-40 nm physical gate lengths, respectively. Post-silicidation thermal treatments necessary to passivate defects at the silicon/silicon dioxide interface are shown to negatively impact electrical performance of short channel devices due to an increase of the SB to holes. Device simulation corroborates the increased sensitivity of the current drive to the modulation of the SB as the gate length is scaled down.
引用
收藏
页码:2720 / 2726
页数:7
相关论文
共 41 条
[1]   ELECTRON AND HOLE CAPTURE AT AU AND PT CENTERS IN SILICON [J].
BROTHERTON, SD ;
LOWTHER, JE .
PHYSICAL REVIEW LETTERS, 1980, 44 (09) :606-609
[2]   Suppression of leakage current in Schottky barrier metal-oxide-semiconductor field-effect transistors [J].
Calvet, LE ;
Luebben, H ;
Reed, MA ;
Wang, C ;
Snyder, JP ;
Tucker, JR .
JOURNAL OF APPLIED PHYSICS, 2002, 91 (02) :757-759
[3]   Performance advantage of Schottky source/drain in ultrathin-body silicon-on-insulator and dual-gate CMOS [J].
Connelly, D ;
Faulkner, C ;
Grupp, DE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (05) :1340-1345
[4]   Measurement of low Schottky barrier heights applied to metallic source/drain metal-oxide-semiconductor field effect transistors [J].
Dubois, E ;
Larrieu, G .
JOURNAL OF APPLIED PHYSICS, 2004, 96 (01) :729-737
[5]   Low Schottky barrier source/drain for advanced MOS architecture: device design and material considerations [J].
Dubois, E ;
Larrieu, G .
SOLID-STATE ELECTRONICS, 2002, 46 (07) :997-1004
[6]   High-speed Schottky-barrier pMOSFET with fT=280 GHz [J].
Fritze, M ;
Chen, CL ;
Calawa, S ;
Yost, D ;
Wheeter, B ;
Wyatt, P ;
Keast, CL ;
Snyder, J ;
Larson, J .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (04) :220-222
[7]  
HUANG SF, 2001, IEDM, P237
[8]   50-nm gate Schottky source/drain p-MOSFETs with a SiGe channel [J].
Ikeda, K ;
Yamashita, Y ;
Endoh, A ;
Fukano, T ;
Hikosaka, K ;
Mimura, T .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (11) :670-672
[9]  
Inaba S, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P659, DOI 10.1109/IEDM.2002.1175925
[10]   A 25-nm-long channel metal-gate p-type Schottky source/drain metal-oxide-semiconductor field effect transistor on separation-by-implanted-oxygen substrate [J].
Itoh, A ;
Saitoh, M ;
Asada, M .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (08) :4757-4758