NBT stress-induced degradation and lifetime estimation in p-channel power VDMOSFETs

被引:30
作者
Dankovic, D.
Manic, I.
Djoric-Veljkovic, S.
Davidovic, V.
Golubovic, S.
Stojadinovic, N.
机构
[1] Univ Nis, Fac Elect Engn, Nish 18000, Serbia
[2] Univ Nis, Fac Civil Engn & Architecture, Nish 18000, Serbia
关键词
D O I
10.1016/j.microrel.2006.07.077
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Threshold voltage shifts found in commercial p-channel power VDMOSFETs during the NBT stressing are fitted using stretched exponential equation in order to estimate the device lifetime, as well as to discuss the impacts of stress conditions, choice of extrapolation parameters, and extrapolation model. Excellent agreement between the stretched exponential fit and experimental data found in later stress phases allows for an accurate estimation of device lifetime for the lowest stress voltage applied, which justifies the use of stretched exponential or some other suitable fit. The realistic failure criterion for devices and experimental conditions used in our study is found to fall in the 100-150 mV range. The lifetime estimates are found to strongly depend on the model used for extrapolation to normal operating conditions. The 1/V-G model is shown to provide much faster output since it appears to allow the use of higher stress voltages while still yielding rather accurate lifetime estimates.
引用
收藏
页码:1828 / 1833
页数:6
相关论文
共 16 条
[1]   Modeling of NBTI saturation effect and its impact on electric field dependence of the lifetime [J].
Aono, H ;
Murakami, E ;
Okuyama, K ;
Nishida, A ;
Minami, M ;
Ooji, Y ;
Kubota, K .
MICROELECTRONICS RELIABILITY, 2005, 45 (7-8) :1109-1114
[2]   Bias temperature reliability of p-channel high-voltage devices [J].
Demesmaeker, A ;
Pergoot, A ;
DePauw, P .
MICROELECTRONICS AND RELIABILITY, 1997, 37 (10-11) :1767-1770
[3]   Degradation dynamics, recovery, and characterization of negative bias temperature instability [J].
Ershov, M ;
Saxena, S ;
Minehane, S ;
Clifton, P ;
Redford, M ;
Lindley, R ;
Karbasi, H ;
Graves, S ;
Winters, S .
MICROELECTRONICS RELIABILITY, 2005, 45 (01) :99-105
[4]   Negative bias temperature stress on low voltage p-channel DMOS transistors and the role of nitrogen [J].
Gamerith, S ;
Pölzl, M .
MICROELECTRONICS RELIABILITY, 2002, 42 (9-11) :1439-1443
[5]   NBTI degradation: From physical mechanisms to modelling [J].
Huard, V ;
Denais, M ;
Parthasarathy, C .
MICROELECTRONICS RELIABILITY, 2006, 46 (01) :1-23
[6]   NEGATIVE BIAS STRESS OF MOS DEVICES AT HIGH ELECTRIC-FIELDS AND DEGRADATION OF MNOS DEVICES [J].
JEPPSON, KO ;
SVENSSON, CM .
JOURNAL OF APPLIED PHYSICS, 1977, 48 (05) :2004-2014
[7]  
Kimizuka N., 1999, VLSI S, P73
[8]   INTERFACE-TRAP GENERATION AT ULTRATHIN SIO2 (4-6NM)-SI INTERFACES DURING NEGATIVE-BIAS TEMPERATURE AGING [J].
OGAWA, S ;
SHIMAYA, M ;
SHIONO, N .
JOURNAL OF APPLIED PHYSICS, 1995, 77 (03) :1137-1148
[9]   Effects of inhomogeneous negative bias temperature stress on p-channel MOSFETs of analog and RF circuits [J].
Schlünder, C ;
Brederlow, R ;
Ankele, B ;
Gustin, W ;
Goser, K ;
Thewes, R .
MICROELECTRONICS RELIABILITY, 2005, 45 (01) :39-46
[10]   Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing [J].
Schroder, DK ;
Babcock, JA .
JOURNAL OF APPLIED PHYSICS, 2003, 94 (01) :1-18