MODELING OF SMALL MOS DEVICES AND DEVICE LIMITS

被引:9
作者
CHATTERJEE, PK
YANG, P
SHICHIJO, H
机构
来源
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION | 1983年 / 130卷 / 03期
关键词
D O I
10.1049/ip-i-1.1983.0023
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:105 / 126
页数:22
相关论文
共 97 条
  • [61] DEVICE DESIGN CONSIDERATIONS FOR ION-IMPLANTED N-CHANNEL MOSFETS
    RIDEOUT, VL
    GAENSSLEN, FH
    LEBLANC, A
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1975, 19 (01) : 50 - 59
  • [62] A GENERAL 4-TERMINAL CHARGING-CURRENT MODEL FOR THE INSULATED-GATE FIELD-EFFECT TRANSISTOR .1.
    ROBINSON, JA
    ELMANSY, YA
    BOOTHROYD, AR
    [J]. SOLID-STATE ELECTRONICS, 1980, 23 (05) : 405 - 410
  • [63] SABNIS AG, 1979, IEDM TECH DIG, P215
  • [64] A TRANSMISSION-LINE MODEL FOR SILICIDED DIFFUSIONS - IMPACT ON THE PERFORMANCE OF VLSI CIRCUITS
    SCOTT, DB
    HUNTER, WR
    SCHICHIJO, H
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (04) : 651 - 661
  • [65] SELBERHERR S, 1980, J SOLID STATE CIRCUI, V15, P598
  • [66] Shichijo H., 1981, International Electron Devices Meeting, P219
  • [67] SHICHIJO H, UNPUB
  • [68] SHICHIJO H, 1982, DEVICE RES C FORT A, V2
  • [69] SHICHIJO H, 1982, UNPUB
  • [70] Smith G. E., 1980, International Electron Devices Meeting. Technical Digest, P227