MODELING OF SMALL MOS DEVICES AND DEVICE LIMITS

被引:9
作者
CHATTERJEE, PK
YANG, P
SHICHIJO, H
机构
来源
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION | 1983年 / 130卷 / 03期
关键词
D O I
10.1049/ip-i-1.1983.0023
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:105 / 126
页数:22
相关论文
共 97 条
  • [51] 1 MU-M MOSFET VLSI TECHNOLOGY .4. HOT-ELECTRON DESIGN CONSTRAINTS
    NING, TH
    COOK, PW
    DENNARD, RH
    OSBURN, CM
    SCHUSTER, SE
    YU, HN
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) : 346 - 353
  • [52] HOT-ELECTRON EMISSION FROM SILICON INTO SILICON DIOXIDE
    NING, TH
    [J]. SOLID-STATE ELECTRONICS, 1978, 21 (01) : 273 - 282
  • [53] NOBLE WP, 1976, IEEE IEDM TECH DIGES, P583
  • [54] DESIGN AND CHARACTERISTICS OF THE LIGHTLY DOPED DRAIN-SOURCE (LDD) INSULATED GATE FIELD-EFFECT TRANSISTOR
    OGURA, S
    TSANG, PJ
    WALKER, WW
    CRITCHLOW, DL
    SHEPARD, JF
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) : 1359 - 1367
  • [55] QUADRUPLY SELF-ALIGNED MOS (QSA MOS) - A NEW SHORT-CHANNEL HIGH-SPEED HIGH-DENSITY MOSFET FOR VLSI
    OHTA, K
    YAMADA, K
    SAITOH, M
    SHIMIZU, K
    TARUI, Y
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) : 1352 - 1358
  • [56] GENERAL SIMULATOR FOR VLSI LITHOGRAPHY AND ETCHING PROCESSES .1. APPLICATION TO PROJECTION LITHOGRAPHY
    OLDHAM, WG
    NANDGAONKAR, SN
    NEUREUTHER, AR
    OTOOLE, M
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) : 717 - 722
  • [57] PANLOS JJ, 1982, IEEE ISSCC TECH DIGE, P238
  • [58] Papoulis A., 1984, PROBABILITY RANDOM V
  • [59] RATUAKUMAR KN, 1980, INT SOLID STATE CIRC, P72
  • [60] RICHMAN P, 1967, CHARACTERISTICS OPER, P50